“Efficient and Composable Masked AES S-Box Designs Using Optimized Inverters”. IACR Transactions on Cryptographic Hardware and Embedded Systems 2025, no. 1 (December 9, 2024): 656–683. Accessed January 4, 2025. https://incs.ub.rub.de/index.php/TCHES/article/view/11942.